



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
08/900,964	07/25/1997	RICHARD D. CAPPELS	P2106/757	8672

7590 02/07/2005

Nancy R. Simon  
10052 Pasadena Avenue  
Suite B  
Cupertino, CA 95014

EXAMINER
----------

NGUYEN, JIMMY H

ART UNIT	PAPER NUMBER
----------	--------------

2673

DATE MAILED: 02/07/2005

Please find below and/or attached an Office communication concerning this application or proceeding.



UNITED STATES PATENT AND TRADEMARK OFFICE

Commissioner for Patents  
United States Patent and Trademark Office  
P.O. Box 1450  
Alexandria, VA 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

**BEFORE THE BOARD OF PATENT APPEALS  
AND INTERFERENCES**

Application Number: 08/900,964  
Filing Date: July 25, 1997  
Appellant(s): CAPPELS, RICHARD D.

---

Nancy R. Simon  
For Appellant

**EXAMINER'S ANSWER**

This is in response to the appeal brief filed November 10, 2004.

**(1) *Real Party in Interest***

A statement identifying the real party in interest is contained in the brief.

**(2) *Related Appeals and Interferences***

Art Unit: 2673

A statement identifying the related appeals and interferences which will directly affect or be directly affected by or have a bearing on the decision in the pending appeal is contained in the brief.

**(3) *Status of Claims***

The statement of the status of the claims contained in the brief is correct.

**(4) *Status of Amendments After Final***

The appellant's statement of the status of amendments after final rejection contained in the brief is correct.

**(5) *Summary of Claimed Subject Matter***

The summary of claimed subject matter contained in the brief is correct.

**(6) *Prior Art of Record***

5,978,041	MASUDA et al.	11-1999
5,204,748	LAGONI	4-1993

**(7) *Grounds of Rejection***

The following ground(s) of rejection are applicable to the appealed claims:

1. Claims 26-28, 34-37 and 41-45 are rejected under 35 U.S.C. 102(e) as being anticipated by Masuda et al. (USPN: 5,978,041), hereinafter Masuda.

Regarding to claims 26, 27, 36, 37, 43 and 45, the claimed invention reads on Masuda as follows: Masuda discloses a system (an image display system as shown in fig. 48) and an associate method for generating a high-luminance viewing window (**a specific area for displaying a picture B**, see fig. 48, col. 38, line 13, and the disclosure at col. 10, lines 16-21,

Art Unit: 2673

teaches the luminance or the brightness of the window area higher than the luminance of the area outside the window area) on a computer display device (**the picture display means 350**, fig. 48).

Masuda teaches the system comprising a host computer system (**the picture output means 351**, fig. 48, col. 38, lines 5-10, lines 23-25). The description, specifically **col. 36, line 59-67**, discloses the CPU circuit 34 (or the computer system since the CPU circuit is a part of the computer system) executing a program stored in the ROM, to perform the setting of a composite area (corresponding to the claimed window area) for displaying the picture data B. Furthermore, since the ROM is only used to store the program and image data, and is not capable of running the program, the CPU inherently runs an application program to read data from the ROM, i.e., without the CPU, the program can't be read out from the ROM and can't be executed. In other words, Masuda discloses a host computer system for running an application program. Moreover, the description, specifically col. 36, lines 53-58, col. 37, lines 25-32 and col. 38, lines 3-10, discloses that a CPU circuit 34 as shown in figs. 31, 41 and 43, and a CPU circuit 3104 as shown in fig. 48, both are the same or function the same. In other words, Masuda implicitly discloses a host computer system (351) for running an application program.

Masuda teaches the system further comprising a processor device (a device including a **CPU circuit 34/3104 and elements 352 and 3103**, see fig. 48) for automatically generating a window control signal (**control signal**, fig. 48) via an interface (352) in response to the application program (see the paragraph above). Also, the disclosure, specifically fig. 48 and col. 36, line 59 through col. 37, line 14, teaches control signal provided by the CPU to the display device, in response to an application program, and the disclosure, specifically, fig. 52 and col.

Art Unit: 2673

39, lines 50-60, teaches the control signal including the position and size of the specific area B corresponding to the claimed window.

Masuda teaches the system comprising a window generator device (**a timing generator 355**, fig. 52) for receiving from the interface (352) the control signal including a composite position data of the picture B, corresponding to the claimed window control signal (see col. 39, lines 50-60) and for generating a timing signal key (Key) corresponding to the claimed window information signal (see fig. 52, col. 39, lines 61-67).

Masuda teaches the system comprising a device, corresponding to the claimed display control device, including elements 3110-3116 and 3101 (as shown in fig. 52) and elements 11, 13, 125 (as shown in fig. 24), for receiving a video signal (**Video 1**, fig. 52) via a video input terminal 353 and the window information signal (timing signal **Key**) (see fig. 52), for processing the video signal in response to window information signal (timing signal Key) and for providing a processed video signal (Video2) to a computer display screen (3101), such as a cathode ray tube (14) as shown in fig. 24. Further, since in the case the picture display device 3101 is a cathode ray tube display device as disclosed at col. 43, lines 5-11, the picture display device 3101 at least includes a video processing circuit and a variable gain video output circuit, as shown in fig. 24, and both included in the computer display device. Masuda further teaches the display control device (a device including elements 3110-3116 and 3101, as shown in fig. 52, and elements 11, 13, 125 as shown in fig. 24) including a video amplifier (by virtue of the operation described at col. 25, lines 36-41). Accordingly, the Masuda reference anticipates the invention defined in claims 26, 27, 36, 37, 43 and 45.

Art Unit: 2673

Regarding to claim 28, Masuda's the CRT display device inherently comprises a high voltage power supply (HVPS) for providing a high voltage signal to an anode of the CRT device in order to display an image on the CRT (col. 43, lines 52-55).

Regarding to claims 34, 41 and 44, Masuda further teaches the information (a television picture signal B, fig. 48, col. 32, lines 49-52) within the window is different from information (a computer picture data A, fig. 48) outside the window.

Regarding to claims 35 and 42, Masuda further teaches the host computer providing a HSYNC signal (fig. 54) and a VSYNC signal (fig. 54).

2. Claims 29-33 and 38-40 are rejected under 35 U.S.C. 103(a) as being unpatentable over Masuda as applied to claims 28 and 37 above, and further in view of Lagoni (USPN: 5,204,748).

Regarding to claims 29, 30 and 38, as discussed in the rejection to claim 28 above, Masuda's the CRT display device inherently comprises a high voltage power supply (HVPS) for providing a high voltage signal to an anode of the CRT device. Masuda further teaches that, in the case of a CRT display device, when the mean brightness is extremely increased causing an extremely high beam current to flow, it will affect the life time of the CRT device (col. 43, lines 5-10), but Masuda does not teach to use the limiter device for limiting beam current.

Accordingly, Masuda discloses everything except for the limiter device of claims 29 and 38.

However, Lagoni teaches an apparatus and an associate method for displaying a small window on a main window on a CRT display device (col. 1, lines 7-11), wherein the CRT display device (fig. 1) comprises a high voltage power supply (29) for providing a high voltage signal to an anode of said CRT device (fig. 1, col. 5, lines 27-32), and an automatic beam limiter (a circuit including BCL section 41, BCL switch section 53, white peak detector 49, auxiliary

Art Unit: 2673

contrast filter 63, main contrast filter 33 and threshold comparator 50, see fig. 1) for sampling the current of said high voltage signal to automatically determine when to limit said signal (col. 1, lines 26-49, and col. 7, line 56 – col. 8, line 36). It would have been obvious to a person of ordinary skill in the art at the time of the invention was made to provide Lagoni's ABL in the CRT display device of Masuda, in view of the teaching in the Lagoni reference, because this would prevent damage to the picture tube due to an excessive beam current, thereby prolong the life time of the CRT display device, as recognized by both Masuda (col. 43, lines 5-10) and Lagoni (col. 1, lines 26-49 and col. 2, lines 8-14).

Regarding to claims 31-33, 39 and 40, as discussed in the rejection above, Masuda teaches the display control device (a device including elements 3110-3116 and 3101, and elements 11, 13, 125 as shown in fig. 24) being a video amplifier (by virtue of the operation described at col. 25, lines 36-41). And, Lagoni further teaches that a PIP processor (5) as a window generator device receives a window control signal (a PIP control signal generated by the receiver control 7, see fig. 2) and generates a window information signal (FS) to the ABL (col. 6, lines 53-59), and the ABL provides an analog window signal (an output of BCL section 41 being provided to the brightness filter section 39, see fig. 2, col. 1, lines 39-44) to control the gain of a video amplifier (a combination of elements 9-11, 13, 15, 17 and 39) (see column 6, line 48 - column 7, line 55). Accordingly, the combination of Lagoni and Masuda discloses the claimed invention defined in these claims.

**(8) Response to Argument**

(i) Appellant states that Masuda does not teach "a host computer system for running an application program" on page 4 of the appeal brief. The examiner disagrees because as discussed

Art Unit: 2673

in the rejection above, Masuda teaches a host computer system (351) (see fig. 48, col. 38, lines 5-10, lines 23-25) including a CPU circuit 3104, which is the same as a CPU (34) as shown in fig. 31, 41 or 43 (see the description, specifically col. 36, lines 53-58, col. 37, lines 25-32 and col. 38, lines 3-10). The description, specifically **col. 36, line 59-67**, discloses the CPU circuit 34 (or the computer system since the CPU circuit is a part of the computer system) executing a program stored in the ROM, to perform the setting of a composite area (corresponding to the claimed window area) for displaying the picture data B. Furthermore, since the ROM is only used to store the program and image data, and is not capable of running the program, the CPU inherently runs an application program to read data from the ROM, i.e., without the CPU, the program can't be read out from the ROM and can't be executed. In other words, Masuda discloses a host computer system for running an application program.

(ii). Appellant states that Masuda does not teach "a processor device for automatically generating a window control signal in response to said application program", on page 4 of the appeal brief. The examiner disagrees because as discussed in the detail rejection above, Masuda teaches the system further comprising a processor device (a device including a **CPU circuit 34/3104 and elements 352 and 3103**, see fig. 48) for automatically generating a window control signal (**control signal**, fig. 48) via an interface (352) in response to the application program (see (i) above). Also, the disclosure, specifically fig. 48 and col. 36, line 59 through col. 37, line 14, teaches control signal provided by the CPU to the display device, in response to an application program, and the disclosure, specifically, fig. 52 and col. 39, lines 50-60, teaches the control signal including the position and size of the specific area B corresponding to the claimed window.




(iii). Appellant states "Thus, the description of Figure 52 clearly states that the timing signal key (Key) controls the change-over switch", see page 7, lines 11-12, of the appeal brief. The examiner agrees because the timing signal key indicates the position of the picture B (i.e., the claimed window), and the change-over switch 3115 controls when (i.e., during the period of displaying picture B) the video signal (Video1) is processed by the display control device, thereby controlling the brightness level of the picture B (or the claimed window). See col. 39, line 42 through col. 40, line 45. Further, appellant states "The timing signal key is not received by a display control device that receives both a video signal and the window information signal and processes the video signal in response to the window information signal", see page 7, lines 12-15, of the appeal brief. The examiner disagrees because as discussed above, as noting in figs. 48 and 52 and the description at col. 38, lines 37-40, Masuda discloses expressly **the Masuda display control device (a device including elements 3110-3116 and 3101, as shown in fig. 52)** receiving a picture signal Video1 (corresponding to the claimed video signal) from the picture composition 3103 (see fig. 48) via a video input terminal 353 (see fig. 52) and the window information signal (a timing signal **Key**) (see fig. 52), and processing the video signal (Video1) in response to window information signal (timing signal Key).

For the above reasons, it is believed that the rejections should be sustained.

Art Unit: 2673

Respectfully submitted,



Jimmy H. Nguyen  
Primary Examiner  
Art Unit 2673

JHN

February 1, 2005

Conferees:

*Bipin Shalwala*  
*SPE AU 2673*



**BIPIN SHALWALA**  
**SUPERVISORY PATENT EXAMINER**  
**TECHNOLOGY CENTER 2600**

*Matthew C. Bella*

**MATTHEW C. BELLA**  
**SUPERVISORY PATENT EXAMINER**  
**TECHNOLOGY CENTER 2600**

CARR DEFILIPPO & FERRELL  
2225 EAST BAYSHORE ROAD  
SUITE 200  
PALO ALTO, CA 94303